

# An Evaluation on the Accuracy of the Minimum Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures


---

Farheen Fatima Khan and Andy Ye  
Ryerson University, Canada

# Motivation

- Increasing FPGA based SOC designs
- Reconfigurable fabrics benefit applications
- Non-FPGA companies may use FPGA fabric
- Accurate estimation of layout area
- Early floorplanning

# Current Area Model



Area in terms of  $\lambda$   
 $16\lambda \times 13\lambda = 208\lambda^2$

**Drawback** – wiring & diffusion sharing not considered

# VPR Area Model

➤ **Area(x) = 0.5 + 0.5x**

**1 mwt = 208λ<sup>2</sup>**

- Area in terms of λ

when **x=1** ; **1 mwt** -> **208λ<sup>2</sup>**

**x=2** ; **1.5 mwt** -> **312λ<sup>2</sup>**

# COFFE Area Model

$$1 \text{ mwt} = 208\lambda^2$$

## ➤ nMOS transistors

- $\text{Area}(x) = 0.447 + 0.128x + 0.391\sqrt{x}$

when  $x=1$  ;  $0.97 \text{ mwt} \rightarrow 200.93\lambda^2$

## ➤ CMOS transistors

- $\text{Area}(x) = 0.518 + 0.127x + 0.428\sqrt{x}$



when  $x=1$  ;  $1.07 \text{ mwt} \rightarrow 223.18\lambda^2$

# FPGA building blocks

- nMOS based Components
  - Encoded and Decoded Multiplexers
  
- CMOS based Components
  - Buffers
  - Full adders


**Models accuracy at ranking different FPGA architectures ?**

# Encoded Multiplexer



- 2:1 LUT
- 4:1 Encoded Multiplexer


# Decoded Multiplexer



- 8:1 Decoded Multiplexer
- two level multiplexer





# 2:1 Multiplexer



Two discrete transistors


Transistors with diffusion sharing

# Effect of folding on area




Transistor size	without folding	with 2 folds	with 3 folds
4x	$600\lambda^2$	$680\lambda^2$	$802\lambda^2$
6x	$792\lambda^2$	$840\lambda^2$	$952\lambda^2$
10x	$1176\lambda^2$	$1160\lambda^2$	$1250\lambda^2$
12x	$1368\lambda^2$	$1320\lambda^2$	$1400\lambda^2$

# Transistors with small drive strengths



$$Active\_Area_{2:1mux} = (9 + 4w_{eff})24\lambda^2$$

# Transistors with large drive strengths



$$Active\_Area_{2:1mux} = \frac{(9n + 4w_{eff})(2n + 1)8}{n} \lambda^2$$

Note, if  $n=1$ , the above equation is the same as previous equation

$$Active\_Area_{2:1mux} = \frac{(9n + 4w_{eff})(2n + 1)8\lambda^2}{n \times 208\lambda^2} mwt$$

$$= \frac{(9n + 4w_{eff})(2n + 1)}{26n} mwt$$

## Differentiating with respect to n

$$\frac{\partial Active\_Area_{2:1mux}}{\partial n} = \left( \frac{18}{26} - \frac{4w_{eff}n^{-2}}{26} \right) mwt = 0$$


$$n^2 = \frac{4w_{eff}}{18}$$

$$n = \left[ \frac{\sqrt{2w_{eff}}}{3} \right] = \left[ 0.471 \sqrt{w_{eff}} \right], n \geq 1$$


*n is the number of folds of transistor with drive strength  $w_{eff}$*

# Layout Strategy

# Mirroring Technique 5 LUT





# Layout strategy for decoded multiplexer






# Buffers - Multistage Buffer




**diffusion sharing**

# Full adder



schematic



layout

# Results


- **Active area comparison**
- **Layout area**
  - number of metals used
  - **Encoded & Decoded multiplexer**
    - .1x transistor size
    - .change in transistor size
  - **CMOS based components**
    - .buffers and full adder

# Active area calculation

## ➤ Encoded Multiplexer

$$Active\_Area_{k-LUT} = (2^k - 1)Active\_Area_{2:1mux}$$


**k** is number of inputs to LUT



## ➤ Decoded Multiplexer


$$Active\_Area_{z:1 dmux} = \left(\frac{z}{2} + 1\right)Active\_Area_{2:1mux}$$

**z** is number of inputs to decoded multiplexer



# Active area comparison – Part I


Active Area - Encoded and Decoded Multiplexers



**VPR : overestimates**  
33% to 139%

**COFFE : - overestimates**  
for 1x - 6x transistor  
sizes 14% to 29%  
- very close for  
large transistor sizes

# Part II



**VPR :** - underestimates 1x inverter **4%**  
- overestimates larger inverters, buffers & full adder **72%**



**COFFE :** - underestimates for inverters **18%**  
- overestimates for full adder **46%**

# Full layout area metal layers


**Example** : INTEL 45nm Metal Stack

Layer	thickness(nm)	width(nm)	pitch(nm)
<b>M9</b>	7 $\mu\text{m}$	17.5 $\mu\text{m}$	30.5 $\mu\text{m}$
<b>M8</b>	720	400	810
<b>M7</b>	504	280	560
<b>M6</b>	324	180	360
<b>M5</b>	252	140	280
<b>M4</b>	216	120	240
<b>M3</b>	144	80	160
<b>M2</b>	144	80	160
<b>M1</b>	144	80	160

# Encoded & Decoded Multiplexer




4:1 encoded  
mux



4:1 decoded mux

➤ Change in transistor size






# Multiplexers – 1x transistor size

VPR

Total Layout Area Comparison Transistor weff=1




Metal	Multiplexer Type	min	max	net variation
2 metal	Encoded	56%	59%	3%
	Encoded & Decoded	37%	59%	22%
3 metal	Encoded	43%	54%	11%
	Encoded & Decoded	22%	54%	32%

# Multiplexers – 1x transistor size

COFFE

Total Layout Area Comparison Transistor weff=1

■ VPR -2metals ■ VPR -3metals ■ COFFE - 2metals ■ COFFE- 3metals




Metal	Multiplexer Type	min	max	net variation
2 metal	Encoded	57%	60%	3%
	Encoded & Decoded	39%	60%	21%
3 metal	Encoded	45%	56%	11%
	Encoded & Decoded	25%	56%	31%

# Effect of transistor size

VPR

**Total Layout Area Comparison - Transistor weff=6**




Metal	Multiplexer Type	min	max	net variation
2 metal	Encoded 1x	56%	59%	3%
	Encoded & Decoded 1x	37%	59%	22%
	Encoded & Decoded 6x	-59%	18%	77%
3 metal	Encoded 1x	43%	54%	11%
	Encoded & Decoded 1x	22%	54%	32%
	Encoded & Decoded 6x	-54%	31%	85%

# Effect of transistor size

COFFE


**Total Layout Area Comparison - Transistor weff=6**



Metal	Multiplexer Type	min	max	net variation
2 metal	Encoded 1x	57%	60%	3%
	Encoded & Decoded 1x	39%	60%	21%
	Encoded & Decoded 6x	27%	60%	33%
3 metal	Encoded 1x	45%	56%	11%
	Encoded & Decoded 1x	25%	56%	31%
	Encoded & Decoded 6x	19%	56%	37%

# FPGA CMOS Components

**Total Layout Area Comparison - CMOS Components**



	min	max	net variation
<b>VPR</b>	-50%	34%	<b>84%</b>
<b>COFFE</b>	-51%	13%	<b>64%</b>

➤ **circuit topology** and **wiring demand** differs for CMOS components

# Conclusion

## ➤ **Minimum width transistor area model**

- analyzed for commonly used FPGA components
- **VPR underestimates** : encoded multiplexers and small size buffers  
**overestimates** : decoded multiplexers with large transistor sizes, large size buffers and full adders.
- **COFFE underestimates** : buffers and encoded and decoded multiplexers  
**overestimates** : full adders.

## ➤ **Variation in area is due to**

- different components have different circuit topologies

## ➤ **Accurate FPGA area model**

- consider connectivity and grouping of adjacent transistors
- component by component area model

**Thank You.**