



Stress-Aware Routing to Mitigate Aging Effects in SRAM-based FPGAs


26th International Conference on Field-Programmable Logic and Applications
Lausanne, Switzerland, Aug. 29th –Sep. 2nd, 2016

Behnam Khaleghi¹, Behzad Omidi¹, Hussam Amrouch²,
Joerg Henkel² and **Hossein Asadi**¹

¹ Sharif University of Technology, Iran

² Karlsruhe Institute of Technology, Germany

Nano-CMOS Challenges



Basic Concepts: Aging Phenomenon

■ Aging

■ Bias Temperature Instability (BTI)



- Negative BTI \longrightarrow pMOS type
- Positive BTI \longrightarrow nMOS type

■ Hot Carrier Induced Degradation (HCID)

- Negative HCID \longrightarrow pMOS type
- Positive HCID \longrightarrow nMOS type

■ Other types:

- Time Dependent Dielectric Breakdown
- Electro migration





Basic Concepts: BTI

- Bias Temperature Instability
 - Includes two phases:
 - ◆ Stress time
 - Applied voltage to Gate of MOS
 - $|V_{gs}| = V_{dd} \rightarrow$ Threshold voltage \uparrow
 - ◆ Recovery time
 - Remove voltage to Gate of MOS
 - $|V_{gs}| = 0 \rightarrow$ Threshold voltage \downarrow
 - Ideal Duty Cycle (DC) = 0.5


➤ Attention:

$$|\Delta V_{th}|_{\text{Recovery-Time}} < |\Delta V_{th}|_{\text{Stress-Time}}$$




Basic Concepts: BTI Impacts

- Negative Effects of BTI





Motivation: FPGA Susceptibility

- FPGA High Susceptibility to Aging
 - Circuit varies with each new reconfig.
 - Both logic and configuration memory
 - Configuration memory → permanent fault
- Too many resources to monitor





Logic: 20%-30%
Routing: 80%-70%

Aging in Routing
more Challenging.



Motivation: Routing Vulnerability



Flash Translation
Layer Algorithm
in SSD Controllers
(Min size Virtex-II)



- $P_{stress}(Routing) \approx P_{0 \rightarrow 0} + P_{1 \rightarrow 1} = 0.92 \times 0.92 + 0.08 \times 0.08 = 0.85$
- $P_{stress}(LUT) \approx P_{0 \rightarrow 0} + P_{1 \rightarrow 1} = 0.41 \times 0.41 + 0.59 \times 0.59 = 0.52$




Motivation: Routing Vulnerability

- Routing SRAMs are within Circuit Critical Path
 - Not for LUTs




Proposed Method: Duty Cycle

- Optimal Duty Cycle
 - $SRAM_{DC} = 0.5$
 - So, associated SB transistor




Proposed Method: Reconfigurations

- Configuration Cells in Consecutive Reconfigurations





Proposed Method: Base Architecture



■ FPGA Architecture and Structures in Proposed Method



Island-Style
Architecture




Bi (top) & Uni-
Directional SM
(bottom)



Bi (top) & Uni-
Directional SB
(bottom)




Proposed Method: Cell Inversion

- Switch-Box: Buffer Based
 - Direct path enabling




Proposed Method: Cell Inverting


- Switch-Box: Multiplexer Based
 - Hamming distance concept




Best Select



6 Transistors Inverted
2 SRAMs Inverted
0 Hotspot Transistor



4 Transistors Inverted
4 Transistors Inverted
1 SRAM Inverted
2 Hotspot Transistors



Proposed Method

Scheme 1

- Routing by Assigning Higher Cost to Previous Used Cells
- Inverting All Unused Cells


Scheme 2

- Routing by Avoiding Using Previous Active (0 or 1) Cells
- Inverting All Unused Cells

Proposed Method

- Assigning Initial Cost for (prev.) Active SRAMs
- $\text{Overlapping}_{\text{SRAM}} > \text{Threshold} \rightarrow \text{Use Scheme 1}$
- $\text{Overlapping}_{\text{SRAM}} < \text{Threshold} \rightarrow \text{Use Scheme 2}$


Proposed Method: Overall Flow





Proposed Method: Threshold Value

Placing
Benchmarks with
Different Seed
Numbers

Average
Overlapping
Configuration Bit



Experimental Setup




Architecture	Island Style
SB Type	Uni and Bi Directional
Switch Matrix Topology	Subset
SB Structure	Buffer/ Multiplexer
Wire Segment Length	L=1

Experimental Setup (cont.)


- Assumption
 - Circuits reconfigured in **identical** time intervals
- **Same Circuit** is Reconfigured
 - Using different placement seeds
 - FPGA array size and channel width is maintained
 - Same circuit with different placement and routing
 - Analogous to using different circuits
 - VPR tool modified to generate bitstream after routing each circuit

Results

➤ Stress Time Reduction (Duty Cycle)




➤ Hot Spot Elimination (Required Reconfigurations)




Results (cont.)

➤ Aging Induced Delay (Average)




➤ Aging Induced Delay (Worst)




Results (cont.)

► Performance Overhead



► Lifetime Improvement



Future Work

- Generalization
 - Commercial FPGA Parameters
 - SB multiplexer
 - Size, pass gate vs. transmission, two-level versus tree-based
 - Wire length
 - Switch matrix topology
- Impact of Temperature Distribution, Process Variation, etc.
- Impact on Soft Error Rate

Questions

Thanks for Your Patience!