Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs

Petter Källström and Oscar Gustafsson



Linköping University

Linköping University Department of Computer Engineering

Res

Introduction



Large N gives long critical path. Each LUT6 controls the *propagate* and *generate* signal.

Res

Proposed Adder



Decompose N into K LSBs and M MSBs.

• (cc) – K/2 carry compr. cells

• (so) –
$$K/2$$
 sum out cells

In total 2K/2 + M = N LUTs, i.e. no more than a normal adder. Optimum M = 36.

3

Result





The proposed adder architecture

- Twice the carry speed in parts of the adder without pipelining
- Same LUT count as a normal adder
- Efficient for long word lengths

Thank you!