

Resource Efficient Real-Time Processing of Contrast Limited Adaptive Histogram Equalization

Burak Ünal, Ali Akoglu

Reconfigurable Computing Lab
Department of Electrical and Computer Engineering
The University of Arizona



Outline

- Motivation
- Histogram Equalization
 - General Histogram Equalization
 - Adaptive Histogram Equalization
 - Contrast Limited Adaptive Histogram Equalization
- Related Works
- State-of-the-art Implementation
- Contextual CLAHE
 - Histogram Generation
 - Histogram Distribution and CDF
 - Interpolation Technique
- Testbed
- Results
- Conclusion and Future Work



Motivation

- Contact Sensing
 - Burdensome
 - Labor-intensive
 - Destructive
- Non-contact Sensing
 - Structural challenge
 - Sunlight variety
 - Poor image quality

How can we enhance the image quality ?



Histogram Equalization



Input Image





Image Histogram




(a) Histogram Equalization (HE)




Adaptive Histogram Equalization



Input Image




(b) Adaptive HE (AHE)




(c) Contrast Limited AHE (CLAHE)




Adaptive Histogram Equalization



Input Image




(b) Adaptive HE (AHE)



(c) Contrast Limited AHE (CLAHE)





Related Works




HE	Specified HE	Specified HE 2	AHE	CLAHE
<ul style="list-style-type: none"> - 720 × 480 - 122 fps - Missing local details 	<ul style="list-style-type: none"> - 128 × 128 - 25 fps - For specific task 	<ul style="list-style-type: none"> - 2.5Mpixels - 25 fps - For specific task 	<ul style="list-style-type: none"> - 640 × 480 - 263.8 fps - 128 block RAMs 	<ul style="list-style-type: none"> - 640x480 - 537.9 fps - Extremely memory depended (192 BRAM)

Existing CLAHE Implementation



Existing CLAHE Implementation



Pros:

- Real-time implementation
- 537.9fps
- The speed of algorithm is independent from image size

Cons:

- Requires 192x18K BRAM
- Larger image size needs 320 BRAM (1920x1080)
- Consume large amount of logic resource



Contextual CLAHE

$256 \times 9 \times 640 = 184.320 \text{ KB (HB)}$

$256 \times 9 \times 257 = 70.016 \text{K KB (THB)}$



$256 \times 13 \times 8 = 26.624 \text{ KB}$

4 row = 106.496 KB





Combine tiles via interpolation.

Histogram Generation




Histogram Distribution & CDF



$$CDF = m_{x,y}(n) = \sum_{k=0}^n h(k) \times \frac{1}{M} \times N \quad (2)$$







Interpolation Technique




$$I_{new} = \frac{s}{s+w} \left(\frac{t}{z+t} m_{UL}(n) + \frac{z}{z+t} m_{UR}(n) \right) + \frac{w}{s+w} \left(\frac{t}{z+t} m_{BL}(n) + \frac{z}{z+t} m_{BR}(n) \right) \quad (3)$$



Contextual CLAHE





HE for Color Image



Y stands for the luma (the brightness).

U and V are the chrominance (color) components.

Testbed



Histogram Equalization Results



(a) Original Image



(b) Enhanced Image



Histogram Equalization Results




(a) FPGA



(b) Matlab



Histogram Equalization Results



FPGA and Matlab based output comparison
with 0.39% difference

$$\text{error rate} = \frac{1}{250}$$

Histogram Equalization Results

Logic Resource	CCLAHE	CLAHE
Number of Slice Registers	440	246
Number of Slice LUTs	4766	32123
Number of fully used LUT-FF pairs	284	222
Number of Block RAM/FIFO	16	192
Operational Frequency	108.86 MHz	209.6 MHz
Performance	354.36 fps	537.9 fps

	Frame Size			
	512 x 512	640 x 480	1280 x 720	1920 x 1080
Critical Path Delay	8.475 ns	9.186 ns	12.061 ns	14.479 ns
Maximum Operational Frequency	117.99 MHz	108.86 MHz	82.91 MHz	69.06 MHz
Performance	450.111 fps	354.36 fps	89.96 fps	33.30 fps

Conclusion and Future Work

- Real-time processing of CLAHE.
- First implementation of interpolation based Contextual CLAHE.
- Introduced a method for real time implementation of Contextual CLAHE to solve memory dependency issue.
- Modified the flow of algorithm for FPGA implementation.
 - Histogram generation method is restructured to reduce block RAM usage.
 - Histogram redistribution technique is proposed to implement iterative redistribution algorithm in hardware.
- Alternative interpolation calculation method is proposed to the computation complexity.
- Histogram equalization architecture will be parallelized to increase its performance for larger image size.
- Investigate different transfer function for calculating CDF.
- Contrast-sensitive transfer function.

Q & A

