Quantifying Observability for In-System Debug of High-Level Synthesis Circuits

Jeffrey Goeders Steve Wilton

What this talk is about...

Recent work: Software-level, in-system debugging of HLS circuits

How do you measure the effectiveness of a debug tool?

This work: Quantifying observability into an HLS circuit

Use the metric to explore debugging techniques and trade-offs









<section-header><text><text><complex-block>

Our Approach

- 1. A software-like debugger running on a workstation
 - Single-stepping, breakpoints, inspect variables
- 2. Interacting with the circuit on the FPGA
 - Capture system-level bugs in the real operating environment

unction: main State: 6	531	715	
Sett Johnson Johnson J Johnson Johnson Johnson J Johnson Johnson Johnson Johnson J Johnson Johnson Johnson Johnson Johnson J Johnson <td< th=""><th>PPCA Vars tools</th><th>Design Stats Refresh Values 20 1 18</th><th></th></td<>	PPCA Vars tools	Design Stats Refresh Values 20 1 18	
27 R~; 27 28 f' (L, <r) 28<br="">29 arr[L++] = arr[R]; 29 30 while (arr[L] <= pix 8.8 L < R) 30 31 L++; 31 + 4 = 12</r)>	R piv swap sp 29 29 ap ap correct	19 53704 20 «N/A»	ſ

Key: If we want to capture system bugs, the circuit needs to execute at normal speed (MHz)

• Makes 'interactive debugging' impossible

Solution: Record and Replay

• Record circuit execution on-chip, retrieve, debug using the recorded data



Limited on-chip memory: Can only observe a small portion of entire exectuion

Embedded Logic Analyzers

- Example: Chipscope/Signaltap
- Record (trace) signals into on-chip memory
- Trace Buffers
 - Memory configured as a cyclic buffer
 - Each cycle, store samples of all signals of interest





- HLS schedule is used to <u>only record variable updates</u>
- Longer execution trace \rightarrow Find bugs faster

HLS Observability

Usually not possible to provide "complete observability"

- Limited on-chip memory
- What data should be given to the user? What should be ignored?

Why have an observability metric?

- Compare and contrast debug techniques; understand relative strengths
- Toward debug techniques tailored to the design/bug

Observability metrics have been proposed for RTL circuits

Issue: 'RTL' observability not meaningful in the software domain

Need an observability metric for HLS circuits, based upon the original software code.



Observability Metric

 $Observability = Availability \cdot Duration$

Availability (A) = $\frac{\sum_{i \in var} f_i \cdot v_i}{\sum_{i \in var} f_i \cdot a_i}$	v_i : Variable accesses with known value a_i : Total number of variable accesses f_i : Variable favorability coefficient
$Duration = e_{tb} \cdot Memory Size$ (kb)	e_{tb} : Memory efficiency (cycles captured per kB of memory)

Observability per kb = $A \cdot e_{tb}$

Observability provided by an Embedded Logic Analyzer

 $Observability \ per \ kb = A \cdot e_{tb}$

- *A* = 100%
- $e_{tb} = \frac{1k}{\# Bits Traced}$



Methodology:

- CHStone benchmarks, LegUp 4.0
- Record ALL 'C' variables

Result:

• Observability per $kb = 100\% \cdot 0.5 cycles/kb$

Observability Results



Observability of Dynamic Tracing Scheme

Our recent work:

Use HLS schedule to only record variable updates

If we record all variable updates, is Availability 100%?



Issue with Only Recording Updates



Variables updates may occur outside of captured trace

• During debug, these variable values are not available to the user



More likely to occur if:

- Long gaps of time from update to access
- Trace buffers are small



Observability Results



Which variables cause this issue? #define N 100 Local/Scalar Variables: int matrix_multiply(int * fifo_in) { int i, j, k, sum; Shorter lifespan, often accessed soon after int A[N][N], B[N][N], C[N][N]; updating for (i = 0; i < N; i++) Typically mapped to registers in the hardware for (j = 0; j < N; j++)</pre> A[i][j] = *fifo_in; for (i = 0; i < N; i++)</pre> Global/Vector Variables: for (j = 0; j < N; j++)</pre> B[i][j] = *fifo_in;; Longer lifespan, may be accessed long after being for (i = 0; c < m; c++) { initialized/updated for (j = 0; d < q; d++) { Typically mapped to memories in the hardware • sum = 0;for (k = 0; k < p; k++) { sum += A[i][k]*B[k][j]; C[i][j] = sum;} } return 0; }

Availability (%) – Record Updates Only



20



Recording "Updates Only" works well for variables in registers, but has issues for variables in memory

Availability (%) - Record Updates + Memory Reads

Record when variables are read as well as written

- First, consider memory reads only
- Provides better availability (at a cost of duration)



10kb Trace



Observing a Subset of Variables

What happens to observability if we only observe a subset of variables? 10%? 90%?

Selecting RTL signals for an Embedded Logic Analyzer ightarrow Predictable effect on observability

Selecting 'C' variables to observe \rightarrow non-uniform effect on observability:

- Bit-width minimization
- 1 Variable in C code → Many signal in hardware:
 - LLVM SSA form creates new register/signal for each assignment
- Many Variables in C code \rightarrow 1 Signal in hardware:
 - Function parameters
 - In-lining

Variable Selection Experiment

Test different variable selection methods and measure availability and duration

Methodology:

- Sweep % of signal traced, from 10% to 100%
- Record "Updates Only"

Variable selection methods:

1.	Random:	Random selection of variables
2. 3.	R+W Static: R+W Dynamic:	Variables that are read or written most often (Static analysis) Variables that are read or written most often (Dynamic analysis)
4.	R/W:	Select variables with highest read/write ratio.
5.	Bit Width:	Select variables with smallest bit width

Variable Selection Results





Impact of Results

Different signal-tracing techniques provide observability trade-offs

- Record updates only \rightarrow Long duration, some variable values unavailable to user

Selecting variables for observation \rightarrow non-uniform cost

Can we tailor HLS debugging methods to:

- Circuit characteristics?
- Type of bug/issue?

Vision: Automatic analysis for optimal debugging technique

Summary

- HLS users require a full eco-system of tools, including effective debuggers
- Metric for in-system observability of an HLS circuit
- Debugging techniques provided varied observability characteristics
- This is an important step to:
 - Developing effective HLS debuggers
 - Understanding what techniques are best suited for certain debug problems